Introduction
CMOS technology has been widely used as the digital switching element in semiconductor memories and System On Chip (SOC) applications due to low cost, large noise margin, easy manufacturing process and overall device reliability [Kuo01] .
CMOS is also used in all recent technologies such as to develop random access memory (RAM), microprocessors, Digital Signal Processors (DSP) and image sensors. The device scaling leads to improved on-current (I on ) and enhanced switching speed, however it also introduces Short Channel Effects (SCEs) that adversely affect the device performance and long term reliability [Schwierz10] .
For low-voltage-low-power digital applications, device should have smaller I off and better noise immunity [Slisher99] . Lower leakage current and high drive current is required to optimize the power dissipation and gate delay metric ( / CV I ). While it is essential to maintain advantages associated with technology scaling, it is also important to find solution for minimizing leakage current and sub-threshold slope.
Hence, it has become essential to explore for non-conventional alternative device structures to meet the ITRS requirements for mixed mode Integrated Circuit (ICs).
In chapter 2 and 3, the performance of a new device design i.e. Insulated Shallow Extension Silicon On Nothing (ISESON) MOSFET was investigated, that combines the advantages of both ISE and SON MOSFETs. In chapter 2, temperature dependent drain current model of gate stack ISESON MOSFET was developed. The suitability of the ISESON MOSFET for improved analog and linearity performance was investigated in chapter 3 for wide range of operating temperature i.e. 300 K to 500 K [Kumari12b] . But its usage for low-voltage low-power digital application were not discussed.
The advantages offered by ISESON MOSFET over conventional ISE and SON MOSFET, which are also beneficial for improved digital performance are 1) reduction in parasitic capacitances, 2) lower sub-threshold slope, 3) higher device gain and 4) lower drain/substrate electric field [Kumari12a] . ISESON MOSFET also exhibits lower gate and substrate leakage current in comparison to ISE and SON MOSFET [Kumari12c] . In chapter 2, behavior of N-MOS inverter based on ISESON, SON and ISE MOSFET were discussed. But N-MOS inverter circuit showed higher dynamic power dissipation due to resistive load. Thus in order to overcome this problem, load resistance as in case of N-MOS inverter, is replaced by P-MOS transistor to form CMOS inverter circuit. CMOS inverter circuit is considered as the basic building block of digital applications. The preliminary results related to CMOS inverter were presented in chapter 2 but only the Voltage Transfer Characteristics (VTCs) of CMOS inverter was studied. However, the other parameters which are also essential for describing behavior of CMOS inverter which were not addressed in chapter 2 are therefore discussed in the present chapter. Thus, the impact of parametric variation on static and transient behavior of CMOS inverter circuit [Weste06] [Taur09] based on different devices have been analyzed in this chapter for low voltage digital applications.
In the present chapter, the impact of process variability and immunity against temperature variation has also been studied for ISESON (as shown in figure 4.01) based CMOS inverter circuit. In addition to this, the application of the non-classical devices have also been extended to explore its usage for implementing the universal logic gate (i.e. NAND, NOR and XOR gate) [Mitra04] [Shadrokh08] , ring oscillator [Baker00] and sequential circuits (i.e. R-S and D Flip Flop). 
) are doping concentration in the channel and the substrate region respectively, L is the channel length, t si is the channel thickness and t box is the buried oxide thickness

Simulation Details and Calibration
The CMOS inverter circuit having load (P-MOS) and driver MOSFET (N-MOS) is investigated using ATLAS 3D mixed mode simulation [ATLAS10] . The models invoked during simulation are parallel and transverse FieLD dependent MOBility (FLDMOB) and CONcentration dependent MOBility (CONMOB) models along with the Shockley-Read-Hall (SRH for fixed carrier lifetime) recombination model for minority carrier recombination.
In order to account for the "non-local" effects such as velocity overshoot and impact ionization which have significant impact on the device performance at the shorter gate lengths, hydrodynamic transport model is used for the device simulations.
Hydrodynamic transport model adds continuity equations for the carrier temperatures, and impact ionization coefficients as functions of carrier temperatures rather than functions of local electric field. The various physical device parameters which are used during simulation are listed in Table 4 .01. 1.E-10
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1.E-03 In order to obtain the best fit with the experimental result (as shown in figure 4.02), transverse and parallel field dependent mobility model were adjusted by choosing acc.sf=0.5 and inv.sf=0.5. The accumulation saturation factor (acc.sf) and inversion saturation factor (inv.sf) describes the ratio of majority carrier concentration in accumulation and inversion layer respectively before and after bending of conduction and valence bands. The default values of hydrodynamic model have been used i.e KSN=0 and KSP=0 [ATLAS10] where KSN and KSP are the hot carrier models for electrons and holes respectively. The two important aspects that needs to be analyzed for better digital performance are: 1) hot carrier reliability and 2) leakage current. The hot carrier reliability of the device is analyzed by investigating electron temperature as shown in figure 4.03. It is evident from the results that ISESON MOSFET exhibits lower electron temperature near the drain side in comparison to ISE and SON MOSFETs. This is mainly because of screening effect due to presence of dielectric pockets at the drain side of ISESON MOSFET. Thus ISESON MOSFET shows improved hot-carrier reliability, because of lower electron temperature at the drain side as compared to ISE and SON MOSFETs. 1.E-10
1.E-03 MOSFET as compared to other devices is mainly because of the lower electron temperature near the drain side as discussed above. As can be seen from the figure 4.04, leakage current for N-MOS and P-MOS (i. 
CMOS Inverter Characteristics
In this section, the digital performance of various devices is assessed using ATLAS 3D mixed mode simulation [ATLAS10] . The basic CMOS inverter circuit is described [Kumari11b] .
In case of CMOS inverter, output is (Voltage Transfer Characteristics VTCs) either "Zero" or "One" i.e. high or Low. In these states only one of the MOS transistor is in conducting state at a time. However, transition region also exists between "High" and Region A: when the input voltage is less than the threshold voltage of the NMOS, the P-MOS is in linear region and N-MOS is in cutoff.
Region B: when the input voltage is in between the V tn and half of the supply voltage.
In this region P-MOS is in non-saturated region and N-MOS is in saturation
Region C: when both the transistors are in saturation region.
Region D: when P-MOS is in saturation while NMOS is in its non-saturation region.
Region E: when P-MOS is in cut-off region and N-MOS is in linear mode.
V tn and V tp specify the threshold voltage of N-MOS and P-MOS transistor. V inv is the point at which the output voltage is equal to the applied input voltage i.e. V in =V out . For better digital performance V inv should be at V dd /2 [Weste06] . and (b) respectively. As can be seen from the figure, VTC of SON MOSFET based inverter is steeper than that of ISE and SOI devices and hence more preferable for fast digital applications. In ISESON MOSFET, VTC becomes much more steeper due to improved sub-threshold slope and higher device gain [Kumari11a] . The current drawn from the power supply during the high-to-low transition or vice versa in CMOS inverter, reaches its peak value with V in =V inv . The sharpness in the peak of the switching current is a strong function of transition slope of VTC curve. The switching current of bulk MOSFET is constant thereby showing linear VTC curve which is due to high sub-threshold slope (S) and off-state current (I off ). Although, the maximum supply (switching) current is higher in ISESON MOSFET as compared to other devices but it remains zero when only one of the MOS transistor is in conducting state i.e. either P-MOS or N-MOS which is mainly responsible for the static power dissipation as discussed above.
Channel Length Variation
In this section, the impact of channel length scaling on the performance CMOS 
Supply Voltage Scaling
This sub-section addresses the impact of voltage scaling on CMOS inverter characteristics by investigating the switching current and inverter gain. As can be seen through figure 4.09 (a)-(c) i.e. with decrease in applied drain bias (or supply voltage) (V dd ), maximum value of switching current decreases and the peak of switching current also gets broadened. 
Temperature Variation
In this section, the impact of temperature variation on the performance of inverter circuit like VTCs and switching current has been investigated through exhaustive device simulation. 
Noise Margin
For high performance circuit operation, noise margin should be as high as possible Table 4 .03. 
Immunity Against Process Variation
The variation in the position of the Dielectric Pocket (DP) is a serious issue while fabricating a un-conventional device as it also affects the performance of the CMOS inverter in terms of speed and stability. Thus the impact of position of dielectric pockets on the performance of inverter circuit has been investigated in this section. 
Figure 4.14 Half cross-section view of the ISESON MOSFET with (a) case a) when Dielectric Pocket DP is present inside the S/D region (b) case b) when DP is partially inside the channel and partially inside the S/D region and (c) case c) when DP is inside the channel region at the S/D and channel interface regions. Impact of process variation on the VTC curve (in butterfly shaped) of the ISESON MOSFET for (d) case a, (e) case b, (f) case c; T=300 K and V dd =0.5V [Kumari13a].
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Transient Analysis
In the previous sections, CMOS inverter circuit is investigated to analyze the transfer characteristics to determine noise margin of the circuit. This analysis is described as static analysis which is time independent. In the next section, transient analysis of CMOS inverter circuit is demonstrated to calculate propagation delay of the circuit.
To study the transient behavior of different devices, a pulse input is applied at the input terminal of the inverter. The parameters used to calculate propagation delay of the CMOS inverter is described in figure 4 .15 i.e. rise time (low-to-high propagation delay) and fall time (high-to-low propagation delay).
The rise time (t PLH ) is defined as the time interval for a waveform to rise from 10% to 90% of its steady state value.
Fall time (t PHL ) is defined as the time interval for a waveform to fall from 90% to 10% of its steady state value.
The total propagation delay is the average of rise time and fall time and is given as The poor performance of ISE MOSFET based logic gates is due to the higher parasitic capacitance as compared to SON and ISESON MOSFET that can increase the charging and the discharging time of the device through load capacitor (C L ).
Three-stage Ring Oscillator
In this section, performance of three stage ring oscillator based on different devices has been analyzed. Oscillators are generally used for translating the information signal and channel selection in radio frequencies and light-wave communication systems.
Oscillators are also used to provide a timing reference i.e., a clock signal, to synchronize the operations in digital electronic systems. The output of an ideal oscillator is a periodic signal. However, because of the presence of undesirable perturbation and noise in electronic systems, the output may be corrupted. Thus the output of the real oscillator is not perfectly periodic. Ring oscillator also known as delayed oscillator is a combination of cascaded inverter circuits, connected in a close loop chain i.e., the output of first inverter is the input of the second inverter and so on. Where n is the number of inverter circuit (three in present analysis) and  is the delay between input and output cycle. 
Transmission Gate
In the previous sections, series combination of N-MOS and P-MOS transistor (i.e. CMOS inverter circuit) is used to investigate the digital performance of various devices. In this section, transmission gate as shown in figure 4.20 (a), is used to compare the performance of different devices. Transmission gate is demonstrated as the parallel combination of N-MOS and P-MOS transistor [Khan04] [Lopresti06] in which the output is same as the applied input with additional propagation delay because of internal nodal capacitances and applied external capacitor [Weste06] . High input voltage (V dd ) at N-MOS transistor and low input voltage (0 V) at P-MOS allow both transistors to conduct simultaneously and transmit the signal from input to output. In reverse case, both the transistors are in off state. In transmission gate, if one of the MOS fails to conducts, the other transistor provides the necessary conducting path for switching. But, it also increases the propagation delay of the circuit [Pathak02] [Pearson08].
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Impact of Load Capacitor on Transmission Gate
In this sub-section, the transient behavior of ISESON, SON and ISE MOSFET based transmission gate has been analysed and compared at different load capacitance (C L ).
The propagation delay of the transmission gate is calculated in the same way as that of the inverter circuit described in the previous section. Time (ps) In the previous sections, superiority of ISESON MOSFET based various digital circuits like logic gates and ring oscillator implemented using CMOS inverter circuit have been discussed through exhaustive mixed mode simulation. In mixed mode simulation, the computation time required to study the behavior of the digital circuit depends on number of MOS transistors used to realize that circuit. As the number of MOS transistors increases, computational time to study the performance of the circuit also increases. In the next section, only NMOS is used to implement logic gate i.e. [Ko00] [Heo01] in which the number of MOS transistors used to realize the logic circuit increases. The low-to-high or high-to-low delay is higher in case of ISE MOSFET based XOR gate followed by SON and ISESON MOSFETs. This is because of internal node capacitances i.e. C gs and C gd due to which ISE MOSFET based circuit takes longer time to charge and discharge through external loading capacitor. The calculated propagation delay for ISESON MOSFET is 9 ps which is 14% lower than the SON (12 ps) and 74% lower than that of ISE (38 ps) MOSFET.
XOR gate and sequential circuits such as R-S Flip Flop and D Flip Flop
Implementation of XOR Gate
Sequential Logic Circuit
This sub-section illustrates the behavior of sequential logic circuit based on different devices. The sequential circuits discussed in this section are R-S (Reset and Set) and D (Delay) Flip-Flop whose truth table is shown in Table 4 .04. [Mano01] . The parasitic capacitances (i.e. gate to source capacitance C gs and gate to drain capacitance C gd ) and the power dissipation (i.e. static P sat and dynamic P dyn ) of the logic circuit is shown in Table 4 .05. As seen from the Table, C The dynamic power dissipation is directly proportional to effective capacitance and supply voltage [Burghartz13] given as:
R-S Flip
where α is the switching factor, C eff is the effective output capacitance of the switching gate or circuit, V dd is the applied supply voltage and f is the maximum operation frequency.
Thus power dissipation is mainly depends on the charging/discharging time of the load capacitor and on-state current (I on ) [Weste06] It can be also observed that, Power Delay Product (PDP) is higher for ISE MOSFET followed by SON MOSFET and ISESON MOSFETs due to the lower delay and power dissipation of the device.
The static power dissipation (P sat ) which mainly depends on the leakage current 
Immunity Against Interface Charges
Long term reliability is also a major source of concern for nanoscale MOSFET. In ideal conditions, it is assumed that no traps or interface states exist at the interface of silicon and silicon dioxide layer. However in real device, the Si/SiO 2 interface and bulk silicon dioxide is far away from being electrically neutral. Some defects are present at the interface of the Si/SiO 2 , resulting in accumulation of positive/negative charges or fixed charges trapped within the oxide region [Putra08] . These charges are either positive or negative and affect the device performance i.e. either enhances or degrades. These interface charges are induced because of various damages such as: 1) fabrication process induced damage 2) stress induced damage and 3) hot carrier induced damage [Djeffal09] . Three different cases of interface charges are discussed in this section and these are:
Case I) presence of positive fixed charges (N f =2×10 12 cm -2 ).
Case II) ideal case i.e. no charges are present (N f =0).
Case III) Presence of negative fixed charges (N f =-2×10 12 cm -2 ).
As shown in MOSFET. This is because, the presence of insulating layers at the side walls and underneath the channel region reduces the band bending caused by interface charges present at the drain side. The impact of interface charges on the digital performance of different devices is also given in Table 4 .06. From the results, it can be observed that the influence of interface charges on the noise margin (NM) is also marginal in ISESON MOSFET. Thus, higher I on /I off ratio and higher noise margin (NM) along with the better immunity against interface charges of ISESON MOSFET proves its efficacy as a better candidate for fast switching applications as compared to other devices. The propagation delay and dynamic power dissipation (P dyn ) which depends mainly on onstate current (I on ) and C gg ( also on other parameters) is also lower in ISESON
MOSFET as compared to the other devices i.e. ISE and SON MOSFET.
The presence of positive (negative) interface charges increases (decreases) the delay of the inverter circuit however this will also reduces (increase) the power dissipation because of the lower (higher) leakage current of the device. Thus the overall power delay product (PDP) of the device remains approximately same for both positive and negative interface charges and is marginally lower than the device having no interface charges. The power delay product of SON and ISE MOSFET is significantly higher as compared to ISESON MOSFET due to the higher power dissipation and delay of the circuit. Thus ISESON MOSFET is less susceptible to the degradation caused by the interface charges as compared to other devices.
Summary
The static and dynamic performance of CMOS inverter for different devices has been investigated in this chapter using ATLAS 3D device simulator. The dependency of On the other hand, the lateral isolation also makes inter-device separation in SON free of complicated schemes like trench or well formation.
After investigating the impact of insulating layers on the performance of single gate architecture, the next chapter explores the potential of insulating layers/dielectric pockets to enhance the performance of double gate MOSFET.
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